JUN 1 3 1997

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No. 08/530,661
Filing Date . . . . . September 20, 1995
Inventor . . . . . Brent Keeth
Assignee . . . . . Micron Technology, Inc.
Group Art Unit 2503
Examiner . . . . . N. Kelly
Attorney's Docket No. MI22-356
Title: Semiconductor Memory Circuit

RESPONSE TO MARCH 19, 1997 OFFICE ACTION

RECEIVED
JUL 17 1997
GROUP 2500

To: BOX NON-FEE AMENDMENT
Assistant Commissioner For Patents
Washington, D.C. 20231

From: David G. Latwesen (Tel. 509-624-4276; Fax 509-838-3424)
Wells, St. John, Roberts, Gregory & Matkin P.S.
601 W. First Avenue, Suite 1300
Spokane, WA 99204-0317

AMENDMENTS

In The Claims.

7. (Once amended) The semiconductor memory device of claim 6 wherein the peripheral circuitry, the pitch circuitry, and the memory arrays are fabricated to include a total of four or less [composite] conductive line layers.

9. (Once amended) The semiconductor memory device of claim 6 wherein the peripheral circuitry, the pitch circuitry, and the memory arrays are fabricated to include at least five [composite] conductive line layers, the occupied area of all functional and operable